Hetero-Epitaxy of Germanium on Silicon
The key challenge to high quality germanium (Ge) epitaxy growth on silicon (Si) rests with the huge lattice mismatch between the two heterostructure materials. The existence of ~4.2% lattice mismatch strain has been shown to give rise to two major issues: (1) high densities of threading dislocations and (2) rough surface morphology due to 3D Stranski-Krastanov (SK) growth. Both of these defects present much concerns for the generation of high leakage current which would compromise the efficiency of a photodetector. Strategies proposed in the literature to overcome these challenges vary to a large extent. One most intuitive approach is to grow a silicon-germanium (SiGe) layer by compositionally grading its Ge concentration up to 100%. Using low-energy plasma enhanced chemical vapour deposition, Oh et al. (2002) showed that for every 10% increase in the Ge mole fraction, a linearly graded SiGe buffer of ~1m thickness is required. This results in a need to grow a relatively thick SiGe buffer layer of 10m before a low dislocation density Ge epilayer can be deposited, which imposes much difficulties for process integration. In an effort to further reduce the thickness of these active layers, Huang et al. (2004) proposed another approach based on the optimization of two thin SiGe buffer layers with varying Ge concentration. In such approach, a 0.6m thick Si 0.45 Ge 0.55 buffer was first grown and then followed by an intermediate Si 0.35 Ge 0.65 buffer with a thickness of 0.4m. An in-situ annealing for 15 min at 750°C was subsequently performed to further reduce the dislocation density before the growth of a 2.5m thick Ge epilayer at a process temperature of 400°C. Through this approach, it allows the threading dislocations to be trapped at the hetero-interfaces. This enables a significant reduction in the dislocation density of the as-grown Ge epilayer, thereby improving the detector's dark current performance. In yet another approach, Colace et al. (1999) proposed a direct hetero-epitaxy growth of Ge on Si through the use of a low temperature thin SiGe buffer layer (a few 10nm). The insertion of such thin buffer avoids the occurrence of 3D SK growth, and allows the misfit dislocations to be concentrated at the hetero-interfaces. However such approach requires a cyclic annealing process to be carried out at both high and low temperature (900°C/780°C) to reduce the threading dislocation density within the Ge active film. Using a similar cyclic thermal annealing approach, Luan et al. (1999) had also demonstrated a significant improvement in both the surface roughness and the dislocation density. When combined with the selective area growth, an average threading dislocation density as low as 2.3x10 6 cm -2 was achieved. However, the needs for a high temperature post-epitaxy Ge anneal with long cycle time present a major concern for CMOS implementation. In this work, selective epitaxial growth of Ge on silicon-on-insulator (SOI) was performed using an ultra-high vacuum chemical vapor deposition reactor. Unlike the conventional approaches, a thin pseudo-graded SiGe buffer with a thickness of ~20nm is proposed in this study to relieve the large lattice mismatch stress between the two heterostructure materials (Fig. 1) . The Ge mole fraction within the SiGe buffer is compositionally graded from 10% to ~50%. The precursor gases used for the SiGe growth comprise of diluted germane (GeH 4 ) and pure disilane (Si 2 H 6 ). A relatively thin Ge seed layer of ~30nm is subsequently grown on the SiGe buffer at a process temperature of 370°C. The use of a low temperature growth is intended to suppress adatoms migration on Si and thus prevents the formation of 3D SK growth, which allows a flat Ge surface morphology to be achieved. Upon obtaining a smooth Ge seed layer, the epitaxy process temperature is then increased to ~550°C to facilitate faster epitaxy growth to obtain the desired Ge thickness. Using this approach, high quality Ge epilayer with a thickness of up to ~2m has been demonstrated, along with the achievement of threading dislocation density as low as ~10 7 cm -2 without undergoing any high temperature cyclical thermal annealing step. In addition, selective area growth of Ge on Si has also been developed using a cyclical deposition and etch back approach. In each deposition cycle, the Ge growth time is carefully optimized to avoid exceeding the incubation time needed for Ge seeds to nucleate on the dielectric film. After every Ge deposition cycle, a short etch back process using chlorine (Cl 2 ) precursor gas will then be introduced to remove possible Ge nucleation sites on the dielectric. This allows a highly selective Ge epitaxy process to be developed, along with the achievement of excellent surface roughness of ~0.28nm (Fig. 2) .
High Performance Germanium p-i-n Photodetector
Due to its poor absorption coefficient as inherited by the large bandgap energy, silicon (Si) has been known to be prohibitive for the realization of photodetector that is capable of performing efficient optical detections at wavelengths commonly used in optical fiber communication (1.31~1.55µm). This can be addressed by introducing a new material with a smaller bandgap energy such as germanium (Ge) to provide favorable optical absorption property at these wavelengths. Recent research progress made in the photodetector technology development has clearly shown that Ge is attracting growing interest as the preferred photo-absorbing material due to its much higher absorption coefficient as compared to that of Si (Hartmann et al., 2002) . In addition, its compatibility with current CMOS fabrication technology makes it an attractive material to enable the demonstration of high performance near-infrared photodetector (Soref, 2006) . However, the long absorption length in Ge at 1.55µm wavelength renders it difficult to meet the high quantum efficiency requirement for a surface illuminated photodetector. Despite the use of a ~1µm Ge active layer, Colace et al. (2007) reported the achievement of a maximum responsivity of merely 0.2A/W at 1.55µm wavelength. One way to overcome this constraint requires the growth of a thick Ge epilayer to enable full absorption at this wavelength. Unfortunately, hetero-epitaxy of Ge with such thickness imposes much process integration challenge such as high threading dislocation densities that would lead to increased leakage current and thus degrade the receiver sensitivity. An alternative approach to relax this requirement makes use of a waveguide based photodetector (Yin et al., 2007 Be leveraging on the detector length, one would be able to achieve enhanced photodetection efficiency and thus responsivity improvement. In addition, the bandwidth performance of the photodetector can also be simultaneously optimized by tweaking the Ge thickness to reduce the carrier transit time delay. In this section, the different designs of waveguide integrated Ge photodetector featuring p-in configuration are discussed. The performance metrics such as dark current, responsivity, and bandwidth in these devices are evaluated and compared.
Ge-on-SOI Photodetector Designs and Fabrication
Two types of evanescent butt-coupled Ge-on-SOI photodetector design are shown in Fig. 3 . Photodetectors featuring vertical p-i-n (VPD) and lateral p-i-n (LPD) configurations were fabricated, with Ge active layer selectively grown and integrated on a SOI micro-waveguide. For the VPD, the p+ and n+ junctions were formed in the Si and Ge regions, respectively, with the intrinsic region thickness (t i-Ge ) co-defined by the Ge thickness (t Ge ) and the thickness of the n+ implant region [ Fig. 3(a) ]. The width W and length L of this VPD design is 8m and 100m, respectively. For the LPD design, both the p+ and n+ junctions were formed in the Ge region, with the width of the intrinsic region (w i-Ge ) determined by defining the spacing of these alternating contacts [Fig. 3(b) ]. Note that the width W and length L of this LPD design is 20m and 100m, respectively. www.intechopen.com
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By employing a waveguide-coupled design, the requirement for thick Ge epilayer to enhance the responsivity performance can be greatly relieved as one can leverage on the detector length to improve the optical absorption efficiency. As a result of the difference in the refractive index between Si and Ge, the incident photon traveling in the SOI microwaveguide will be up-coupled into the Ge absorbing layer to allow optical signal to be encoded into its electrical equivalent efficiently. The insertion of a thick buried oxide (BOX) of ~2µm serves to confine the optical mode within the core of the channel waveguide so as to prevent leakage into the underneath Si substrate. The fabrication process of the waveguide integrated Ge photodetector begins with the use of SOI substrate with a starting overlying Si thickness of ~220nm and a buried oxide (BOX) thickness of ~2µm. Channel waveguide with a nano-taper featuring a width of ~200nm was first formed by anisotropic dry etching to obtain a smooth sidewall profile for enabling low waveguide propagation loss. Ion implantation employing boron species was selectively done to form the Si anodes in a VPD detector. A moderately high p-type doping concentration was carefully chosen for the anode formation to ensure low series resistance while not impact the quality of the as-grown Ge epitaxy film. High dose p+ contact implant was subsequently performed and dopants are activated using rapid thermal anneal at 1030C for 5s to obtain good Si ohmic contacts. After depositing a 600Å thick field oxide as passivation layer, a combination of anisotropic dry etch and followed by wet etch approach was adopted to preserve the top Si surface quality from possible damage by the reactive ion etching process. Hetero-epitaxy of Ge was then selectively grown in an ultra-high vacuum chemical vapor deposition (UHVCVD) epitaxy reactor. The selective Ge epitaxy process commenced with the deposition of a low temperature pseudo-graded silicon-germanium buffer (~20nm) and followed by a Ge seed layer with a thickness of ~30nm. A cyclical deposition and etch back approach was then used to raise the Ge thickness to ~500nm. Due to the achievement of low defects level within the Ge film, the high temperature postepitaxy Ge anneal typically used for defects annihilation was skipped to reduce the overall thermal budget. High dose selective phosphorous and boron implants were then performed in a LPD and annealed at 500C for 5 min to form good n-type and p-type Ge ohmic contacts, respectively. After the deposition of inter-layer dielectric (ILD), contact and metallization were subsequently done to complete the device fabrication. Fig. 3 (a) and 3(b) show the top-view scanning electron microscopy (SEM) images of the VPD and LPD detectors, respectively.
Dark Current Characteristics
Dark current plays a vital role in affecting the shot noise (I S ) in a photodetector according to the following expression
where q denotes the elemental charge, B the bandwidth, I D the dark current of the detector, and I B the photocurrent due to background radiation. Under a carefully controlled situation, I B is usually small and can therefore be neglected. However, thermal generation and/or defects-assisted tunnelling current due to strong electric field give rise to considerable dark current which degrades the shot noise and thus affects the signal-to-noise (SNR) ratio. For a given applied bias of −1.0V, the dark current (I dark ) in a VPD was measured to be ~0.57µA (or ~0.7nA/µm 2 ), which is below the typical 1.0µA generally considered to be the upper limit for high speed receiver design. On the other hand, the dark current performance in a LPD showed a much higher I dark value of ~3.8µA (or ~1.9nA/µm 2 ). In order to better understand the factors which affect the dark current density (J Dark ), let us review the expression that governs the leakage generation in a semiconductor diode
where q denotes the elemental charge, n i the intrinsic carrier density, d the depletion layer width, and  eff the effective carrier lifetime. Clearly, an increase in the depletion layer width leads to a detrimental impact on the dark current performance, which could possibly explain the higher I dark experienced in a LPD detector. In addition, it is also important to note that I dark exhibits a strong dependence on the effective carrier lifetime which is controlled by both the lifetime associated with the Shockley-Read-Hall recombination ( SRH ) and the carrier drift time across the space charge region ( drift ) as follow drift SRH eff
where σ denotes the capture cross section, v th the carriers thermal velocity, N TD the threading dislocation density, N D the density of recombination centres,  the low-field carrier mobility and E the electric field strength. It is obvious that the reverse dark current density should be proportional to the defects density within the Ge epilayer and a careful control of the epitaxy quality would be important to reduce the leakage current. Furthermore, an increase in the applied reverse bias has also resulted in an aggravated dark current degradation, which elucidates that I dark has a strong dependence on the electric field strength. A further analysis on this phenomenon will be covered in a later discussion (see section 3.5).
Responsivity Characteristics
The responsivity () of a photodetector can be described using the following expression
where I Photo denotes the photocurrent, P Opt the incident optical power,  the quantum efficiency, q the elemental charge, h the Planck constant, and  the frequency. In general, the incident photons which are absorbed in germanium generate electron-hole pairs which will be collected as photocurrent under applied electric field. This photocurrent is linearly dependent on the incident optical power before saturation is reached. Moreover, alike the quantum efficiency, the responsivity of the detector should be wavelength dependent. Hence, the responsivity of a detector will be significantly higher at wavelength where the photon energy enables electron-hole pair generation through direct transition. In order to compare the responsivity performance between the VPD and LPD, optical measurements were performed by injecting an incident photon with a wavelength of 1550nm into the SOI micro-waveguide. The typical optical propagation loss in our SOI micro-waveguide under TE polarization mode is ~2dB/cm. No coupler was integrated with the Si waveguide and the incidence light was coupled through a single mode lensed fiber directly into the Si nano-taper. For an incident light power of ~300µW, optical measurements showed that both the VPD and LPD detectors achieved a comparable photocurrent level at high applied biases beyond -1.0V. Fig. 5 compares the responsivity of the detectors as a function of the applied voltages. It is interesting to note that the vertical PIN detector demonstrated a lower responsivity as compared to the lateral PIN detector for biases below −0.5 V. This could possibly be due to an enhanced carrier recombination process at the high density of defect centres near the Ge-Si heterojunction. This is set to compromise the absolute photocurrent value of a vertical PIN detector under low field influence. However with an increased electrostatic potential across the depletion layer, the photo-generated carriers can be assisted across the space charge region with enhanced mobility before they can recombine at these recombination centres.
For an applied bias larger than −1.0 V, a comparable responsivity was measured for both the vertical and lateral PIN detectors. Despite that the metallurgical junction is separated by merely 0.8µm, a lateral PIN detector showed a high absolute responsivity of ~0.9 A/W. The possible mechanisms accountable for such high responsivity could be attributed to the following reasons. Firstly, under high reversed bias, the intrinsic Ge region (i.e. between and beneath the metallurgical junction) was simulated to be totally depleted, as confirmed using MEDICI device simulator. When photon is absorbed to produce electron and hole pairs, the fringe field beneath the metallurgical junction enables the generated carriers to be collected by the electrode as photocurrent. Secondly, optical simulation shows that more than 80% of the incidence light travelling in the SOI waveguide is absorbed within the first 25 µm of the detector. Hence by leveraging on the long absorption length design, nearly all incidence photons will be expected to contribute to the achievement of high responsivity. 
Impulse Response Characteristics
The impulse response of a photodetector is limited by both the carrier transit time (f Transit ) and the RC time constant (f RC ) which can be modelled using the following expressions
where  Sat denotes the carrier saturation velocity, d the depletion layer width, and RC the resistances and capacitances associated with the detector and its peripheral circuitry.
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As described in these equations, the factors governing the fundamental response time limit of a detector lie with (1) the carrier drift time across the space charge region, and (2) the device junction capacitance. Drift of carriers is influenced by the electric field applied across the space charge region and can be expressed using
where µ denotes the carrier mobility, and E the electric field. Clearly, increasing the electric field would enhance the drift velocity across the space charge region until a saturation velocity is reached. Sze (1981) showed that the carrier saturation velocity in germanium is on the order of ~10 7 cm/s. In addition, the higher carrier mobility in Ge as compared to that of Si makes it a material of choice to enable the realization of high speed photodetector. On the other hand, decreasing the junction capacitance would allow one to achieve a reduced RC time constant. The junction capacitance (Cj) which arises from the ionized donors (N D ) and acceptors (N A ) is expressed as follow
where ε denotes the material permittivity, A the cross-sectional area of the detector, and W the depletion layer width. Intuitively, reducing the device area and increasing the depletion layer width are both beneficial to reduce the junction capacitance. However, adopting the former approach could lead to a compromise in the responsivity performance as the effective area for optical absorption is decreased. The latter approach in enlarging the depletion width could serve to enhance the response time as a result of lower junction capacitance. However, further increase in the depletion width would eventually lead to a degraded transit time across the space charge region. Therefore, an optimization of the RC time constant and the carrier transit time will be crucial in determining the overall bandwidth performance of the detector, as dictated using the following expression
In order to investigate the factors affecting the speed performance of the VPD and LPD detectors used in this study, impulse response measurements were performed at a photon wavelength of 1550nm. A pulsed laser source having a 80fs pulse width was used in the measurements. Both the detectors were characterized using microwave probes and the impulse responses were captured with a high speed sampling oscilloscope. Fig. 6 shows that a VPD detector achieved a smaller full-width-at-half-maximum (FWHM) pulse width of ~24.4ps as compared to that of LPD detector with a slightly larger FWHM of ~28.9ps. This could be attributed to the smaller depletion layer width design in a VPD detector which reduces the carrier transit time. The FWHM pulse width is related to the bandwidth and can be used as a metric to gauge the speed performance of the detectors. By performing a fast Fourier transform of the impulse responses, a −3dB bandwidth of ~11.3 and ~10.1 GHz were achieved in the VPD and LPD detectors, respectively. The detector's bandwidth can be further evidenced by the eye patterns measurements (PRBS 2 7 -1) done by directly connecting the output of the detector to the 50 Ω electrical input of the DCA. Fig. 7 shows that high sensitivity and low-noise photo-detection up to a bit-rate of 8.5Gb/s can be achieved by the VPD detector. The clean eye patterns clearly illustrate the low noise property of the detector. Higher speed measurements are possible through further scaling of the detector geometry to reduce the device capacitance. 
Semiconductor Technologies 384
Fig. 8(a) shows the total device capacitance measured as a function of the applied reverse voltages for different detector geometry. Obviously, elongating the detector length increases the capacitance due to a larger effective detector area, as predicted in equation (9). Moreover, in the presence of increased reverse bias, the capacitance drops drastically and nearly plateaus off at high voltage regime. This is attributed to the widening of the depletion layer width as the applied bias is raised. Further increase in the bias across the alternating p+ and n+ junctions would lead to a total depletion of the intrinsic-Ge region, which causes the device capacitance to reach a saturation level. The theoretical modelling results of the RC-time constant and the transit-time bandwidth are plotted in Fig. 8(b) . Reducing the depletion spacing enhances the transit-time bandwidth performance significantly, but it leads to a degraded RC-time bandwidth. To overcome this limitation, one could scale the detector length to achieve lower capacitance for bandwidth improvement. 
Impact of Band-Traps-Band Tunneling on Dark Current Generation
In order to gain insight into the leakage mechanism for the Ge detectors, an activation energy analysis of the dark current I Dark was performed (Ang et al., 2009) . In this analysis, the I Dark can be modelled using the following functional form where T denotes the temperature, Va the applied bias, and Ea the activation energy responsible for the leakage generation. Fig. 9 (a) plots the bias dependence of dark current in a Ge p-i-n photodetector measured at increasing temperature range from 303K to 373K. As
can be observed from this figure, temperature has a significant impact on I Dark . Increasing the operating temperature and the applied bias are found to result in a higher I Dark . The applied bias V a used in this measurement ranges from -1.5V to +0.2V. A semi-log plot of I Dark as a function of 1/kT at various reverse bias voltages is shown in Fig.  9(b) . A straight line fitting to this plot yields a gradient which corresponds to the activation energy E a . At a fixed reversed bias of -0.5V, the extracted E a is observed to be nearly half of the Ge bandgap energy E g , which elucidates that the dark current mechanism is dominated by the Shockley-Read-Hall (SRH) process via deep levels in the Ge forbidden gap (Shockley & Read, 1952) . This is not all unexpected as the large lattice mismatch between the two heterostructure materials could result in a Ge epitaxial film with high threading dislocation density. The existence of such defects has been shown to affect the effective carrier lifetime which causes an increase in the leakage current, as discussed earlier in Section 3.2. Interestingly, the analysis also reveals a strong dependence of E a on the electric field strength, as illustrated in Fig. 10(a) . Increasing the field intensity across the depletion region is shown to result in a decreasing E a responsible for the leakage generation. This in turn, contributes to an exponential increase in the dark current trend. The mechanism responsible for this is that electric field enlarges the band-bending which leads to an enhanced electrons and holes tunnelling from the resulting deep levels into the respective conduction and valence bands, thereby contributing to the dark current degradation. For instance, an increase in the electric field strength from 17kV/cm to 25kV/cm enhances the dark current from 0.27µA to 0.44µA, showing more than 60% I Dark degradation. Such band-traps-band tunneling effect is observed to demonstrate a strong dependence on the depletion width W D which separates the p+ and n+ metallurgical junctions. In this analysis, the area of the Ge detector is kept constant at 23 x 23 µm 2 while the W D is varied from 0.6~1.8µm. To avoid a difference in the contact area due to a variation of intrinsic Ge width, the metal geometry is also altered such that the total metal contact region is comparable for all designs. Note that a reduced W D is often desirable from the perspective of enhancing the detector's bandwidth performance. Fig. 10(b) shows that an aggressive downsizing of W D results in a significant dark current degradation. Specifically, a reduction of W D from 1.3µm to 1.0µm increases the dark current density by ~29%, which is further aggravated to ~90% when W D reaches 0.6µm. The underlying mechanism responsible for such phenomenon can be explained using the band diagrams as shown in Fig. 11 . When operated in the high field regime, enlarged bandbending results in a more prominent Ge bandgap narrowing for a detector with an aggressively scaled W D [ Fig. 11(a) ]. As a consequence, the occurrence of electrons and holes tunnelling from the resulting mid-gap trap levels could be further enhanced in the presence of strong electric field, which accounts for the achievement of higher dark current over a detector with wide W D [ Fig. 11(b) ]. It is also noteworthy to highlight that the dark current density begins to plateau for W D > 1.3µm, which implies that the influence of band-trapsband tunnelling on the leakage generation becomes relatively less prominent for wider W D . This finding suggests that a design trade-off needs to be considered in the course of scaling W D for enabling bandwidth enhancement as it would lead to a more pronounced dark current degradation. 
Schottky Barrier Engineered Germanium MSM Photodetector
In another photodetector scheme, a metal-semiconductor-metal (MSM) structure was utilized to leverage on the advantage of low capacitance and ease of process integration. However, high dark current issue experienced in these detectors imposes much concern for the achievement of poor signal-to-noise (SNR) ratio. This drawback would be further aggravated when a narrow bandgap material such as Ge is employed, where high dark current is predominantly attributed to the low hole Schottky barrier height as a result of Fermi level pinning near the valence band edge. Recent experimental demonstration showed that Ge MSM photodetector with an integrated SOI rib waveguide exhibited high dark current on the order of 150µA despite achieving impressive speed performance (Vivien et al., 2007) . Such dark current level is way too high to be acceptable for high speed receiver design which typically tolerates a leakage current below 1.0µA. This chapter aims to deal with this problem through the application of novel approaches to suppress the leakage current in Ge MSM photodetector. The concepts are based upon Schottky barrier modulation through bandgap engineering as well as Fermi level de-pinning by segregating valence mending adsorbate at the metal/germanium interface.
Schottky Barrier Modulation using Large Bandgap Material
The application of larger bandgap material for Schottky barrier modulation has been widely pursued to enable dark current suppression in Ge MSM photodetector. Oh et al. (2004) reported the fabrication of metal-Ge-metal photodetector featuring thin amorphous-Ge layer sandwiched between the metal and germanium interface to increase the Schottky barrier height. Using this approach, a substantial reduction of dark current by more than two orders of magnitude was achieved. Laih et al. (1998) , on the other hand, adopted an amorphous-Si layer in a U-grooved metal-semiconductor-metal photodetector to enable dark current suppression by more than three orders of magnitude. In this work, a novel crystalline silicon-carbon (Si:C) epilayer was proposed for modulating the Schottky barrier height in a Ge MSM photodetector with an integrated SOI micro-waveguide. The fabrication process begins with an 8-inch silicon-on-insulator (SOI) substrate with (100) surface orientation. The SOI substrate features a silicon body thickness of ~250 nm and a buried oxide thickness of ~1 µm. Si micro-waveguide was first formed by using anisotropic dry etching to achieve straight sidewall profile for enabling low propagation loss. After depositing a 120nm plasma enhanced chemical vapor deposition (PECVD) oxide as passivation layer, the Ge active regions were then patterned by reactive ion etching and cleaned with standard piranha solution (i.e. a mixture of sulfuric acid (H 2 SO 4 ) with hydrogen peroxide (H 2 O 2 ) for polymer removal. The wafers were subsequently cleaned with standard SC1 (NH 4 OH : H 2 O 2 : H 2 O) and then subjected to a HF-last wet cleaning for oxide removal prior to the selective epitaxial growth of Ge in an ultra high vacuum chemical vapor deposition (UHVCVD) system. The epitaxy growth started with an in-situ baking in N 2 ambient at 800C for native oxide removal and followed by the deposition of a ~5 nm thin Si buffer at 530C. A thin SiGe buffer layer was then deposited to have a gradual transition from pure Si to pure Ge at the hetero-interface. A Ge seed layer with a thickness of ~30 nm was then grown using low temperature at 370C before the growth of a ~300nm Ge epilayer at increased temperature. Precursor gases comprise of pure disilane Si 2 H 6 and diluted germane GeH 4 (10% GeH 4 : 90% Ar) were employed for the hetero-epitaxy growth of SiGe and Ge layers. The defects density within the Ge epilayer was measured to be on the order of 10 7 cm -2 using etch-pit density (EPD) approach. Micro-Raman spectroscopy revealed a uniform distribution of residual tensile strain in the as-grown Ge film on Si substrate, which was attributed to the difference in the thermal expansion coefficient between Ge and Si during cooling. After contact hole patterning, a thin crystalline silicon-carbon (Si:C) epilayer of ~18nm was selectively deposited in the contact regions using disilane (Si 2 H 6 ) and diluted monomethylsilane (SiH 3 CH 3 ) precursor gases. Such an optimum Si:C thickness was chosen based on the considerations for acting as a good barrier layer to suppress leakage current while achieving low defects density at the heterojunction. Chlorine (Cl 2 ) precursor gas was intermittently introduced to achieve selective epitaxial growth. The mole fraction of substitutional carbon incorporated in the Si:C film was measured to be ~1% based on the reciprocal lattice vector parameters obtained in X-Ray diffraction (Ang et al., 2007) . Meanwhile, the total carbon concentration as obtained from SIMS analysis was found to be equal to ~1.3%, which means that around 0.3% of carbon was incorporated in the interstitial sites. Despite a substantial lattice mismatch, the Si:C layer is bi-dimensional and appears to be of good crystalline quality, as confirmed by the fast Fourier transform (FFT) diffractogram in Fig. 12(a) . For comparison, Si:C epilayer was not deposited in a control sample. Metallization consisting of TaN/Al (250Å/6000Å) were subsequently deposited and patterned to complete the device fabrication. Fig. 12(b) shows the scanning electron microscopy (SEM) image of the evanescent coupled Ge-on-SOI MSM photodetector with an integrated Si micro-waveguide. The detector features an effective device length L and width W of 2.6 µm and 5.2 µm, respectively. The spacing S between the metal electrodes of the photodetector was lithographically defined to be ~1 µm. Fig. 13 . Cross-sectional schematic of Ge photodetector featuring metal-semiconductor-metal configuration. Strong Fermi level pinning results in a low hole Schottky barrier height, which forms the root cause for the generation of high leakage current. Fig. 13 depicts the cross-sectional schematic of a MSM configured Ge photodetector structure. Each photodetector can be represented by two back-to-back Schottky diodes. In the absence of the image force lowering effect, the Ge detection region between the metal electrodes will be totally depleted under high applied bias. The total dark current J Total flowing through the photodetector can then be described by the following expression
where J p (J n ) is the hole (electron) current injected from the anode (cathode), and A p * (A n *) is the Richardson's constant for hole (electron). Both the hole current and electron current are observed to contribute to the dark current in the photodetector, which exhibit a strong dependence on the Schottky barrier for hole ( bh ) and electron ( be ), respectively. According to the Schottky-Mott theory on ideal metal-semiconductor system, the Schotkky barrier height ( B ) can be determined from the difference of the metal work function ( m ) and the electron affinity of the semiconductor ( S ), i.e.  B = m - S (Tung, 2001 ). However, in practice, the presence of interface states has been shown to result in the Schottky barrier height less dependent on the metal work function. Strong Fermi level pinning feature of the metal/Ge or germanide/Ge junctions has been reported to contribute to high electron Schottky barrier  be , and thus leading to low  bh ~ 0.1eV (Dimoulas et al., 2006) . As a result, hole injection is expected to dominate over electron injection in affecting the dark current of Ge MSM photodetector, as schematically illustrated in the band diagram of Fig. 13 . To circumvent this problem, a thin silicon-carbon (Si:C) Schottky barrier enhancement layer with bandgap energy E g ~ 1.17eV (Soref, 1991) larger than that of Ge was inserted between the metal and Ge interface (Fig. 14) . Due to Fermi level pinning away the valence band edge, an enhanced hole Schottky barrier height can be attained, as elucidated in the band diagram.
Fig. 14. Cross-sectional schematic of Ge MSM photodetector featuring silicon-carbon (Si:C) Schottky barrier enhancement layer. By inserting a large bandgap material between the metal and germanium interface, an enhanced hole Schottly barrier height can be achieved.
In order to accurately determine the enhancement of hole Schottky barrier due to the insertion of Si:C barrier layer, an activation energy measurement using low reverse bias voltage was employed. The temperature range used in the measurement varies from 303 K to 403 K, with an incremental increase of 10 K. Fig. 16(a) compares the dark current performance of both photodetectors with increasing reverse bias voltages. At a bias of 1.0V, high I Dark of ~505.6µA (~984.2µA) was observed in a metal/Ge photodetector with a device width of 5.2µm (10.2µm). This I Dark was substantially higher than the acceptable level of 1µA for typical receiver application. However, through an insertion of Si:C barrier layer between the metal/Ge junction, a significant dark current reduction by more than 4 orders of magnitude was achieved due to an enhanced hole Schottky barrier. At a bias of 1.0V, the I Dark was measured to be ~11.5nA (~17.7nA) for a device width of 5.2µm (10.2µm), showing the effectiveness of Si:C barrier layer in suppressing the dark current of MSM photodetector. Fig. 16(b) plots the photo-response characteristics of Ge MSM photodetector with Si:C Schottky barrier layer. The optical measurement was performed by injecting an incident photon with a wavelength of 1550nm into the Si waveguide using a multimode lensed fiber. The incident light power is ~150µW. High photo-current on the order of ~10 -4 A was demonstrated, leading to good internal responsivity and quantum efficiency of ~530mA/W and ~42.4%, respectively. These values were calculated based on an incident light power which excludes the fiber-to-waveguide coupling loss and the propagation loss components. Good signal-to-noise ratio of ~10 4 was also demonstrated in the MSM photodetector with Si:C barrier layer. A uniform spectral response of ~760mA/W was observed for wavelengths spanning from 1520-1560 nm, demonstrating an effective photo-detection for the entire C-band spectrum range [ Fig. 17(a) ]. In addition, the responsivities at wavelengths of 1570, 1590, and 1610 nm were measured to be 767, 602, and 290mA/W, respectively, suggesting an extended potential for L-band optical photo-detection applications. Fig. 17(b) plots the frequency response measured at a wavelength of 1550nm, as obtained from the Fourier transform of an impulse response. A -3dB bandwidth of 12GHz was achieved for a low applied bias of 1.0V. 
Schottky Barrier Modulation via Valence Mending Adsorbate Segregation
In the preceding section, the adoption of bandgap engineering approach for Schottky barrier modulation has been shown to enable effective dark current suppression. In yet another approach, the application of dopant-segregation technique in metal-germanium-metal photodetectors has also been reported to enable substantial dark current reduction. By implanting and segregating arsenic (As) and boron (B) dopants at the NiGe/Ge junction in an alternating electrode pattern, Zang et al. (2008) showed that an impressive dark current suppression by ~3-4 orders of magnitude can be achieved. In this work, a novel concept in employing asymmetrical Schottky barriers through sulfur co-implantation and segregation at the NiGe/Ge interface was proposed and demonstrated. Introducing sulfur (S) at the germanide-semiconductor interface has been shown to allow Fermi level pinning close to the conduction band edge, which results in an increased hole Schottky barrier height. This in turn, enables the achievement of substantial dark current reduction by more than three orders of magnitude in a Ge MSM photodetector. Starting silicon-on-insulator (SOI) substrate was employed for the fabrication of Ge MSM photodetector with sulfur-segregation. Field oxide isolation was first formed by the deposition of a 120 nm plasma enhanced chemical vapor deposition (PECVD) oxide and followed by the Ge active window patterning. Reactive ion etching was employed to open up the active window and then cleaned with standard piranha solution (i.e. a mixture of sulfuric acid (H 2 SO 4 ) with hydrogen peroxide (H 2 O 2 )) for polymer removal. Prior to the selective epitaxial growth of Ge in an ultra high vacuum chemical vapor deposition (UHVCVD) reactor, the wafers were subjected to standard SC1 (NH 4 OH : H 2 O 2 : H 2 O) clean and a HF-last wet process. Selective Ge epitaxy growth first started with an in-situ baking in N 2 ambient at 800C for native oxide removal and followed by the deposition of a ~5nm thin Si buffer at 530C. A SiGe buffer layer of ~20nm was then deposited to have a gradual transition from pure Si to pure Ge at the interface. A low temperature growth at 370C was subsequently employed to form a Ge seed layer of ~30nm before the high temperature Ge deposition at 550C. Precursor gases comprise of pure disilane Si 2 H 6 and diluted germane GeH 4 (10% GeH 4 : 90% Ar) were employed for the epitaxy growth of SiGe and Ge layers. 
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On the device wafer, ion implantation of valence mending adsorbate such as sulfur (S) with a dose of 1x10 15 cm -2 and an implant energy of 10KeV was selectively performed on one side of the contact regions (Fig. 18) . On the control wafer, sulfur implantation was not performed. After diluted HF clean, a thin nickel (Ni) film with a thickness of 30 nm was deposited on both wafers. Germanidation process was then performed using rapid thermal annealing (RTA) at a temperature of 500C for 30 sec in N 2 ambient to form nickelmonogermanide (NiGe) contacts. Diluted nitric acid (HNO 3 :H 2 O) with a concentration of (1:10) was employed to remove the unreacted Ni after germanidation. Metallization consisting of tantalum-nitride/aluminium (250Å/6000Å) were subsequently deposited and patterned to complete the device fabrication. Fig. 18 shows the scanning electron microscopy (SEM) image of the completed Ge MSM photodetector featuring surface illumination scheme with an effective diameter of 32µm. Fig. 19(a) shows the high resolution transmission electron microscopy (HRTEM) image of the NiGe/Ge junction, showing an excellent interface quality with an approximately uniform NiGe thickness of ~70nm. An X-ray diffraction (XRD) analysis confirmed the formation of a nickel-monogermanide (NiGe) phase after a RTA of 500C for 30 sec. The achievement of low sheet resistance and contact resistance of metal-germanide are beneficial for enabling high-speed performance. Fig. 19(b) shows the secondary-ion-mass spectroscopy (SIMS) depth profile of a sulfur-segregated NiGe Schottky contact. While germanidation front proceeds, the implanted sulfur atoms are observed to pile up at the interface between the NiGe and the Ge junction. Due to this segregation, the dangling bonds at the NiGe/Ge interface can be effectively passivated, which results in the pinning of germanide Fermi level close to the conduction band edge. Hence, an increase in the hole Shottky barrier can be achieved for suppressing hole injection which forms the dominant component responsible for the high leakage current in Ge MSM photdetector. At an applied bias of 1.0V, high dark current (I Dark ) on the order ~1.69mA was measured in a conventional photodetector without sulfur-segregation. Such high dark current performance is predominantly attributed to the large hole injection as a result of small hole Schottky barrier height  bh of ~0.1eV. However, by introducing sulfur-segregation to passivate the dangling bonds at the NiGe/Ge interface, de-pinning of germanide Fermi level away the valence band edge was observed. This results in an increased hole Schottky barrier height ( bh ) of ~0.49 eV, leading to a significant dark current suppression by more than three orders of magnitude. For an applied bias of 1.0V, the I Dark of Ge MSM photodetector with sulfursegregation was measured to be merely ~0.42µA.
An extraction of Schottky barrier height based on the thermionic-emission model (Sze, 1981) further confirms the achievement of hole Schottky barrier modulation from ~0.1 eV to ~0.49 eV due to sulfur-segregation at the NiGe/Ge interface, consistent with that reported in (Ikeda et al., 2006) . This leads to the formation of asymmetrical Schottky barriers in the Ge MSM photodetector, where high and low hole barrier height are achieved for contacts with and without sulfur-segregation, respectively (see band diagrams in Fig. 20 ). Fig. 21(a) plots the photo-response characteristics of the NiGe Schottky photodetectors with and without sulfur-segregation. For a given applied bias of 1.0V, good optical response of ~0.36A/W was achieved in a Schottky barrier engineered detector, which corresponds to a quantum efficiency of ~34%. An appreciable signal-to-noise ratio of ~10 2 was also observed in these devices. On the contrary, a conventional NiGe Schottky MSM photodetector without S-segregation showed a poor signal-to-noise ratio. This is attributed to the high dark current on the order of few mA, which renders it impractical for high sensitivity receiver application. Fig. 22(b) shows the frequency response of the photodetectors measured under normal incidence illumination at a wavelength of 1550nm, as obtained from the Fourier transform of an impulse response. A -3dB bandwidth of ~15 GHz was achieved for a low applied bias of 1.0V, showing comparable speed performance with that reported in (Vivien et al., 2007) . On the contrary, the frequency response of a conventional photodetector could not be quantified for comparison as a result of its poor signal-to-noise ratio. Further enhancement in the responsivity and bandwidth performance could be achieved through a focused effort to optimize the Ge epilayer quality and the parasitic RC components. The adoption of smaller depletion layer width between the two metal electrodes could also contribute to a further bandwidth enhancement.
Ge/Si Avalanche Photodetector with High Gain-Bandwidth Product
Avalanche photodetectors (APD) are widely used in applications where high sensitivity is needed due to their internal carrier multiplication mechanism. Conventional APD receivers that are typically made of III-V compound semiconductors were shown to offer ~10dB sensitivity improvement over standard PIN receivers at a bit-rate of 10Gbs -1 . However, the limited gain-bandwidth product in III-V based APD (typically in the range of 100~150GHz) makes it a less attractive option for high bit-rate applications. Recent advancements have revealed that Group-IV based semiconductors such as germanium (Ge) and silicon (Si) are attracting growing interests for the realization of high performance APDs due to their favorable absorption coefficient, low excess noise and high impact ionization rates (Webb et al., 1974) properties. Using CMOS-compatible process technology, Kang et al., (2008) reported the fabrication of monolithic Ge/Si APDs with impressive gain-bandwidth product and sensitivity of 340GHz and -28dBm, respectively. In this demonstration, blanket Ge epitaxy growth and etch-back approach were employed to form the optical absorption region. Silicon, on the other hand, is used to form the carrier multiplication region. In this section, the design and fabrication of avalanche photodetector using Group-IV based heterostructure materials are discussed. The performance metrics such as gain-bandwidth product, carrier multiplication gain, dark current and breakdown voltage thermal coefficient are examined.
Ge/Si Avalanche Photodetector Design and Fabrication
The Ge/Si APD design used in this study features a separate-absorption-chargemultiplication (SACM) configuration in which germanium and silicon are employed for light absorption and carrier multiplication, respectively. Unlike the approach reported in (Kang et al., 2008) , this work employs a low thermal budget selective epitaxy growth of Ge (SEG Ge) to form high quality optical absorption region. The adoption of SEG Ge growth not only eliminates process complexity associated with Ge etch-back, but also prevents early edge breakdown due to the formation of beveled sidewall. Fig. 22 shows the scanning electron microscopy (SEM) image of the Ge/Si APD demonstrated in this work. The device fabrication started with 8-inch p-type bulk Si wafers. Ion implantation employing arsenic dopants with a relatively high dose (1×10 15 cm -2 ) was performed to form n-type contact layer with low series resistance. Blanket Si epitaxial layer with a thickness of 0.6µm was grown at a temperature of 640C using an ultra high vacuum chemical vapor deposition (UHVCVD) reactor. This was followed by the p-type charge layer formation by implanting boron at 1.5×10 12 cm -2 onto the epi-Si surface. Circular mesas of diameter 28µm are patterned by anisotropic dry etching into the epi-Si layer. Oxide window was formed using a combination of dry etch and followed by wet etch approach to preserve the top Si surface quality from possible damage by the reactive ion etching process. Heteroepitaxy of Ge was then selectively grown in an UHVCVD epitaxy reactor. The selective Ge epitaxy process commenced with the deposition of a low temperature pseudo-graded silicon-germanium buffer (~20nm) and followed by a Ge seed layer with a thickness of ~30nm. The temperature was then increased to ~550C to complete the Ge growth using cyclical deposition and etch back approach. The top and sidewalls of the epi-Ge are then covered with 100nm of amorphous Si (a-Si) for passivation. The a-Si layer was implanted with high dose boron and dopants are activated at 750C to form p-type ohmic contact. Nickel silicidation of the p and n contacts was done to further reduce the contact resistance. The fabrication process was completed after the formation of aluminium interconnects and an anti-reflective coating (ARC) layer. The 2D contour map of the electric field profile as obtained using commercial MEDICI simulator is plotted in the inset of Fig. 22 . The formation of bevelled Ge sidewall (~20) is observed to contribute to a reduced electric field strength at the mesa edge which is advantageous in preventing early edge breakdown. This is true for both the base of the Ge absorption layer and the edge of the epi-Si layer. This eliminates the need for a floating guard ring to reduce the surface electric field strength at the silicon/insulator interface to prevent premature breakdown along the device perimeter (Kang et al., 2008) . Fig. 23 plots the current-voltage (I-V) characteristics of a Ge/Si APD with a cross-sectional diameter of 28μm measured under dark and illumination conditions. Using SACM configuration, the detector was observed to exhibit a typical rectifying characteristic at room temperature. Under low applied bias of less than -10V, the space charge region extends primarily within the Si multiplication layer. This results in a relatively insignificant dark current on the order of few nano-ampere (nA). Further increase in the applied reverse bias causes a widening of the depletion region into the Ge absorption layer. When this occurs, the dark current begins to increase rapidly due to trap-assisted generation within the depletion region as governed by the Shockley-Read-Hall (SRH) process. At -15V, the Ge absorption layer was observed to be fully depleted, which indicates the occurrence of punchthrough phenomenon. The dark current density at punchthrough was measured to be ~8.5mA/cm 2 but increases to ~320mA/cm² at 90% of the breakdown voltage. Such dark current level is competitive to that achieved in a state-of-the-art Ge p-i-n photodetector reported in the literature (Morse et al., 2006) . This shows that enlarged electric field strength does not lead to a severe dark current degradation despite the possibility to experience defects-assisted tunneling current (Moll, 1964) . Normal incidence illumination with a wavelength of 1310nm was performed to extract the responsivity performance of the Ge/Si APD. Using conventional Ge p-i-n detector as a reference, the primary responsivity was measured to be ~0.51A/W, which corresponds to a quantum efficiency of ~48.2%. This is slightly smaller than the expected responsivity of 0.55A/W by assuming that the Ge absorption coefficient is 0.706µm -1 at 1310nm. A possible reason to explain this discrepancy is the occurrence of Ge-Si inter-diffusion along the heterointerfaces which reduces the absorption coefficient. This is in good agreement with the Ge/Si APD responsivity at unity gain. Further increase in the applied bias causes the responsivity to rise rapidly. When operated at 90% of the breakdown voltage, a responsivity as high as ~4.2A/W was achieved in the APD (Fig. 23 ). Such high photoresponse is possible due to avalanche effects which enable carrier multiplication to take place within the Si multiplication layer. By normalizing the APD's responsivity to the primary responsivity of a reference p-i-n detector, the multiplication gain factor can be calculated. Fig. 24 plots the dependence of multiplication gain (M) on the applied reverse bias of the Ge/Si APD at room temperature. Unity gain (M=1) was observed to occur at punchthrough voltage of -15V. With a further increase in the applied bias beyond punchthrough, the multiplication gain increases rapidly and could reach a value of ~8.2 at 90% of breakdown voltage. However, the achievement of large multiplication gain could potentially impose a major concern for a degraded dark current which affects the APD receiver sensitivity. For a Ge/Si APD, the total measured dark current (I Total ) can be expressed in terms of the multiplied dark current (I multiplied ) and the unmultiplied dark current (I unmultiplied ) using As expected, increasing the carrier multiplication gain leads to higher dark current density, as shown in Fig. 25 . At room temperature, the dark current is increased by one order of magnitude when the gain is increased from M=5 to M=25. Moreover, the dark current also demonstrates a strong dependence on temperature. Increasing the operating temperature from 23C to 90C has been shown to result in more than one order of magnitude increase in the dark current at a multiplication gain of 10. The extraction shows a δ value of 15mV/K, which is merely less than half of that obtained in a typical III-V based APD made of InP/InGaAs compound semiconductors (Ma et al., 1995) . This makes Si a preferred material to meet the stringent requirement for thermal stability in APD receiver as it exhibits the least temperature sensitivity for breakdown voltage. The electrical -3dB bandwidth of the Ge/Si APD was measured using network analyzer at a wavelength of 1310nm. The frequency response was obtained from an APD with a diameter of 28µm. When the device is operated at low multiplication gain (M=10), a maximum -3dB bandwidth of ~7.5GHz was achieved, where RC time constant is found to be the dominant factor limiting the speed performance. This is lower than the expected theoretical bandwidth of 10GHz, which could possibly be due to parasitic effects such as high series resistance and capacitance between the metal pads. This is true as the total capacitance was measured to be ~230fF, in which 180fF was contributed by the metal pads while 50fF originates from the detector's junction capacitance. When operated in the high gain region, a slight decrease in the APD bandwidth is observed, which is predominantly attributed to the avalanche build-up time effect. For a multiplication gain of 23, a lower -3dB bandwidth of ~7.4GHz is achieved. This gives rise to a resulting gain-bandwidth product of 180GHz for the Ge/Si APD demonstrated in this work. Moreover, a CMOS TIA packaged Ge/Si APD achieved a very impressive sensitivity of -27.5dBm at a bit-rate of 10Gb/s, showing comparable performance to that of III-V based APD. Fig. 27 depicts a summary that benchmarks the gain-bandwidth product of III-V based and Si-based APDs reported in the literature. Clearly, Si-based APDs have out-performed III-V based APDs in terms of the gain-bandwidth performance, which makes it an extremely attractive option for 1.31μm fiber-link applications. 
Ge/Si APD
Performance Metric of Ge/Si APD
Conclusion
In this chapter, the progress and development of Ge-based photodetector technologies for optical communication applications are discussed. To enable the realization of silicon photonics interconnect solutions, the development of Ge-on-Si hetero-epitaxy process that is compatible with existing CMOS fabrication technology is extremely important. Due to a large lattice mismatch between the two hetero-structure materials, high threading dislocations density within the Ge epilayer is not all unexpected. Various approaches proposed to overcome this technological challenge are discussed. Using low temperature pseudo-graded SiGe buffer engineering, low dislocations density on the order of ~10 7 cm -2 has been achieved without the need to undergo additional high temperature annealing step. By leveraging on such high quality hetero-epitaxy platform, various state-of-the-art Gebased photodetector schemes are proposed and demonstrated in this work. This includes the design and fabrication of Ge p-i-n photodetector with an integrated SOI microwaveguide. The performance metrics of this detector are systematically discussed. Very impressive responsivity of ~0.9A/W (at 1550nm) and dark current density of ~0.7nA/µm 2 are demonstrated, along with the achievement of high bandwidth performance of >11GHz.
III-V Based APD
Si Based APD Lenox In addition, this chapter also deals with the high leakage current issue commonly seen in Ge photodetectors featuring metal-semiconductor-metal (MSM) configuration. Approaches reported in the literature to circumvent this problem are reviewed. By employing bandgap engineering approach through the use of new silicon-carbon Schottky barrier enhancement layer, significant dark current suppression by more than four orders of magnitude has been achieved. Novel concept in employing valence mending adsorbate segregation to de-pin the germanide Fermi level away the valence band edge is also proposed and demonstrated. The mechanism responsible for the hole Schottky barrier enhancement is elucidated. Recent technological breakthrough in employing all Group-IV based materials for the realization of high performance Ge/Si avalanche photodetector is discussed. Using separate-absorption-charge-multiplication (SACM) configuration design, the Ge/Si APD demonstrated excellent gain-bandwidth product, large carrier multiplication gain, and low breakdown voltage thermal coefficient. These performances have been shown to be comparable, if not better, to the commercially available III-V based APDs. Table 1 outlines a summary which compares the performance metrics of the various photodetectors demonstrated in this work. Each detector scheme has its own merits which can be leveraged to meet the stringent requirements of future integrated photonics circuits. A successful implementation of these state-of-the-art Ge-based photdetector technologies is poised to become an enabling technology to realize on-chip optical interconnects for nextgeneration high bandwidth computing applications.
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